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Abstract
In this work, we present an abstraction based property veriﬁcation technique for hardware us-
ing conditioned slicing. We handle safety property speciﬁcations of the form G(antecedent =⇒
consequent). We use the antecedent of the properties to create our abstractions, Antecedent Con-
ditioned Slices. We extend conditioned slicing to Hardware Description Languages (HDLs). We
provide a theoretical foundation for our conditioned slicing based veriﬁcation technique. We also
present experimental results on the Verilog RTL implementation of the USB 2.0. We demonstrate
very high performance gains achieved by our technique when compared to static program slicing,
using state-of-the-art model checkers.
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1 Introduction
State space reduction techniques have been extensively explored to make the
model checking [5] problem tractable. Among these, abstraction techniques
are emerging as the key to veriﬁcation of large systems, especially those that
are not ﬁnite state.
In the context of hardware veriﬁcation, a majority of the state space re-
duction techniques have been applied at the gate (boolean netlist) level de-
scriptions of the designs. It is desirable, however, to apply these techniques at
the Register Transfer Level (RTL) of these designs, described in a Hardware
Description Language (HDL). Source-to-source transformations of the HDL
descriptions of designs can greatly simplify the synthesis of large designs, and
decrease the veriﬁcation complexity. Since RTL descriptions of designs can be
likened to “programs” in software, manipulation of the RTL code allows for
using parallel techniques in software for program size reduction. However, the
computational paradigm involves concurrency and non determinism, thereby
making them fundamentally diﬀer from sequential programming languages.
Program Slicing, introduced by Weiser [24],[23] is an abstraction technique
used to statically analyze programs and decompose them into parts that faith-
fully represent the original program within a behavioral domain. Program
slicing has been applied to various software engineering disciplines where ma-
nipulation of large programs, and hence their decomposition is desirable. In
the past, program slicing has been extended to HDLs [6], [11], [20]. Program
slicing has also been successfully applied to hardware veriﬁcation [6], [21].
Weiser’s slicing has also been called static slicing. A slicing technique that
improves over static program slicing is conditioned slicing [1], [3]. Conditioned
slicing augments static program slicing by specifying some initial states of
interest in the slicing criterion. Conditioned slicing has been shown to produce
smaller and more meaningful abstractions than static slicing.
In this paper, we introduce an abstraction technique for property based
hardware veriﬁcation using conditioned slicing. Conditioned slicing has been
used for program comprehension [15], reuse [3], migration [2] and re-engineering
[4]. However, to the best of our knowledge, this is the ﬁrst application of con-
ditioned slicing to veriﬁcation.
Conditioned slicing has been deﬁned for sequential programs. We extend
conditioned slicing to HDLs. We develop a technique for computing condi-
tioned slices of HDLs from the antecedent of property speciﬁcations of the form
G(antecedent =⇒ consequent). In this paper, we handle safety properties of
the above form. Since safety properties constitute the majority of properties
required to verify systems, our technique is of high practical importance.
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We present Antecedent Conditioned Slices, the abstractions created by our
technique. We argue that our technique is eﬀective for hardware veriﬁcation
and provide a theoretical basis for it. We also provide experimental results to
show the substantial performance gains of using this technique, as compared
to state-of-the-art model checking techniques. Experiments are shown on an
RTL implementation of the USB 2.0 protocol.
The outline of the paper is as follows. Section 2 gives a background of pro-
gram slicing techniques and presents some fundamental deﬁnitions. Section 3
introduces conditioned slicing, while Section 4 gives the details of computing
conditioned slices using dependence graphs. Section 5 describes the applica-
tion of conditioned slicing to HDLs with an example. In Section 6, our frame-
work for applying conditioned slicing to hardware veriﬁcation is described and
shown to be correct. Experimental results are presented in Section 7. Section 8
discusses the merits and demerits of the presented technique. We conclude
with Section 9.
2 Slicing Techniques
Slicing, in the most general sense, is a program transformation involving state-
ment deletion, that preserves some projection of the semantics of the original
program.
The aspect of the program that must be preserved is application speciﬁc,
and is captured by the slicing criterion. We present here, some necessary
background for program slicing.
Deﬁnition 2.1 Static slicing criterion
A slicing criterion of a program P with an input alphabet Σ, is a pair 〈i, V 〉
such that i is a statement in P and V ⊆ Σ.
A set of statements Is is said to aﬀect the values of V at i in a given slicing
criterion 〈i, V 〉, if Is deﬁnes (writes into) a subset of V that is used in (read
by) i.
Deﬁnition 2.2 Static slice for programs
A slice S of a program P on a slicing criterion 〈i, V 〉 is a subset of the state-
ments of P that aﬀect the values of V at i.
Program slicing has been used for a variety of tasks, including debugging,
maintenance and testing. A detailed survey of program slicing techniques can
be found in [19]. A static slice preserves the projection of the semantics of the
original program for every possible execution of the program. This can result
in very large slices [15], [12]. Many slicing algorithms have been proposed
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as variations of static slicing, to create smaller slices. Dynamic slicing [12]
makes assumptions about a speciﬁc input (test case) to a program. Hybrid
approaches [18], [22] combine both static and dynamic slicing.
3 Conditioned Slicing
Canfora et al. [1] introduced the notion of conditioned slicing, that forms a
theoretical bridge between static and dynamic slicing. Conditioned slices are
constructed with respect to a set of possible input states, characterized by a
ﬁrst order predicate logic formula. Conditioned Slicing augments static slicing
by introducing a condition that speciﬁes the initial set of states in the criterion.
It does not give speciﬁc inputs, unlike dynamic slicing. This slicing technique,
therefore allows slicing with respect to the initial states of interest, or initial
constraints in the program. We present some basic deﬁnitions of conditioned
slicing that appear in the literature.
Deﬁnition 3.1 Conditioned Slicing criterion
Let Σ be the set of input variables to the program P . Let C be a ﬁrst order
predicate logic formula on the variables in Σ. A conditioned slicing criterion
is a triple 〈C, i, V 〉, where i is a statement in the program, and V ⊆ Σ.
Deﬁnition 3.2 Conditioned Slicing for programs
A conditioned slice of a program P on a conditioned slicing criterion 〈C, i, V 〉
consists of all the statements and predicates of P that aﬀect the values of the
variables in V at i, when the condition C holds true.
Tip [18] introduced a more restricted form of conditioned slicing called
constraint based slicing. In all these cases, the condition that speciﬁes the
set of initial states, and is used for slicing is a ﬁrst order predicate logic
formula. We will refer to this condition as the conditional predicate, or simply
predicate. We will use the term conditioning to mean the process of obtaining
a conditioned slice with respect to a given conditional predicate C.
Conditioned slicing is a signiﬁcant improvement over static, dynamic or
quasi-static [1] slicing, since it subsumes all of these as special cases.
In situations where the initial set of constraints for the program analysis
are known, this technique can be employed to get much smaller slices than
those produced by static slicing. This technique can, therefore be used to
simplify the code, before applying a traditional static slicing algorithm.
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4 Dependence graph based slicing
Ottenstein & Ottenstein deﬁne slicing as a reachability problem in a depen-
dence graph representation of the program [17].
They use Program Dependence Graphs (PDGs) [9] for static slicing of
single procedure programs. The statements and predicates of a program cor-
respond to the vertices of the PDG and the edges correspond to data and
control dependences between statements. In dependence graph based slicing
approaches, the slicing criterion is identiﬁed with a vertex v in the PDG. The
i in the slicing criterion 〈i, V 〉 corresponds to v in the PDG, while V stands
for the set of all variables deﬁned or used at v.
For slicing of multi-procedure programs, System Dependence Graphs (SDGS)
were introduced [10].
An SDG combines the procedure dependence graphs of all the called pro-
cedures of a program, alongwith the program dependence graph of the main
program by allowing edges that can model procedure calls.
Let the program dependence graph for a program P , denoted by GP be a
directed graph connected by several kinds of edges. The vertices v1, v2 . . . vn
of GP represent the assignment statements and control predicates that occur
in P . The edges represent dependences among program components. An edge
can be of one of the following broad types.
Deﬁnition 4.1 Control Dependence Edge
A control dependence edge from v1 to v2, where v1 is a predicate vertex,
implies that the truth of the predicate expression represented by v1 determines
whether or not v2 is executed.
Deﬁnition 4.2 Flow Dependence Edge
A ﬂow dependence edge from v1 to v2, implies that there is some variable x,
that is deﬁned at v1 and used at v2 and there is an execution path from v1 to
v2 along which, there is no assignment to x.
4.1 Conditioned Slicing using PDGs
We present here conditioned slicing using a dependence graph approach. To
the best of our knowledge, such a treatment of conditioned slicing is novel.
Figure 1 shows an example program written in pseudo code. The PDG for
the program is shown in Figure 2. In order to ﬁnd a static slice for the program
with respect to slicing criterion 〈11, B〉, we ﬁnd all the reaching deﬁnitions of
B at node 11. Then, we ﬁnd the set of all reachable nodes from these nodes
in the PDG. This set {1, 2, 3, 4, 6, 7, 9}, gives us the desired static slice. The
nodes are shown in bold in the ﬁgure.
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begin
1: read(N);
2: A = 1;
3: if (N < 0) {
4: B = f(A);
5: C = g(A);
6: } else if (N > 0) {
7: B = f’(A);
8: C = g’(A);
} else {
9: B = f’’(A);
10: C = g’’(A);
}
11: print(B);
12: print(C);
end
Fig. 1. Example Program written in pseudo-code
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Fig. 2. Program Dependence Graph of the program. The solid edges denote data dependency and
the dashed edges denote control dependencies. The vertices in bold denote the Static slice of the
program with respect to the variable B at statement 11.
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Fig. 3. Conditioned Slice with respect to the predicate N < 0. A vertex is made solid if it is ever
executed and made bold if it gets traversed while computing the slice. The dotted vertices are not
executed when the predicate is true
Now, consider the conditioned slicing of the program with respect to the
slicing criterion 〈C, 11, B〉, where C corresponds to the predicate (N < 0).
To obtain the conditioned slice for a given predicate C, we project the PDG
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with respect to the predicate, and then use the static slicing algorithm on the
projected PDG. Figure 3 shows the application of this technique to obtain the
conditioned slice for the mentioned criterion. Initially, all the vertices in the
graph are drawn dotted. All the statements that would get executed when
the predicate C is satisﬁed, are marked, and the corresponding vertices in the
graph are made solid. The graph is then traversed only for solid (marked)
vertices.
The set of all vertices reached during the traversal are made bold. This set
{1, 2, 3, 4} gives the desired conditioned slice. The conditioned slice, therefore,
contains only those statements that get executed when C evaluates to true.
It is evident from this example that the conditioned slice is typically much
smaller than the static slice.
5 Conditioned Slicing for HDLs
We present here, an extension of conditioned slicing to HDLs. The HDL com-
putational paradigm diﬀers fundamentally from traditional languages, since
HDLs model non-halting, reactive systems with concurrently running pro-
cesses. The processes are not explicitly called, as they are in a program’s
procedures. Instead, they communicate through signal dependency [6]. In
order to extend conditioned slicing to HDLs, we use a few deﬁnitions from
earlier work in program slicing [24] and its extension to HDLs [6], [20] with
minor modiﬁcations. We also use a few deﬁnitions from earlier work in con-
ditioned slicing [3], [1].
Let M be a Verilog program 1 ‖ki=1Pi with k concurrent processes Pi, where
‖ is the parallel composition operator [20].
Deﬁnition 5.1 Signal dependence
A process region P is said to be signal dependent on a statement i, if i assigns
a value to a signal which is present in the sensitivity list of P .
Deﬁnition 5.2 Inter process CFG
An inter-process control ﬂow graph G for a Verilog program is the structure
〈G1, G2 . . . Gk, Esd〉 where G1, G2 . . . Gk are the control ﬂow graphs represent-
ing the processes in the program, and Esd is the set of edges representing the
signal dependencies between the processes.
Deﬁnition 5.3 Static Slicing for HDLs
An inter-process slice Sp within a Verilog program M , on a given criterion
〈i, V 〉 is an executable subset of M obtained recursively containing all the
1 The term “program” is used with the same meaning as in [6] for VHDL designs. A Verilog
program is a set of concurrent processes that executes as a series of simulation cycles.
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statements that aﬀect the values of V at i within the process P in which i is
deﬁned, and all the slices on the slice criterion 〈is, Vs〉 where is is the set of
statements deﬁning the set of signals Vs on which process P is dependent.
Program Slicing of HDLs has been modeled as a dependence graph node
reachability problem in [6]. The CFGs constructed for every process also
model the non-halting reactive nature of digital hardware. Each concurrent
process has a corresponding Process Description Graph. The PDG for each
process is modiﬁed for HDLs by making provision for inter-process commu-
nication through signals. Implicit procedure calls are generated in the inter-
process Control Flow Graph, whenever a signal is potentially assigned. The
PDGs of the processes are connected appropriately to form an SDG. The slices
are computed by following the chains of dependences represented in the edges
of the SDG. We now extend the above technique to incorporate conditioned
slicing of HDLs.
Deﬁnition 5.4 Conditioned process
A conditioned process P (C), for a process P and a condition C, is an entity
containing the set of statements of P that can be executed when C holds true.
To compute P (C), the predicates at all nodes that are on an execution
path of GP are analyzed.
If a predicate p that lies on an execution path is such that C =⇒ p, only
the path generated by the true labelled branch is included. If a predicate p
that lies on an execution path is such that C =⇒ p¯, only the path generated
by the false labelled branch is included. If the condition C does not bind p to
any truth value, both true and false paths are included.
Deﬁnition 5.5 Conditioned Program
A conditioned program with respect to the condition C is represented as
M(C) ≡ ‖ki=1P (C)i where P (C)i is a conditioned process.
Deﬁnition 5.6 Inter-process Conditioned Slicing
An inter-process conditioned slice Sc for a Verilog program M , on a given
criterion 〈C, i, V 〉 is a subset of M obtained recursively containing
a) all statements that aﬀect the values of V at i within the process P where i
is deﬁned, when the condition C holds true
b) all the conditioned slices on the slice criterion 〈C, is, Vs〉, where is is the set of
statements that deﬁne the set of signals Vs on which P is signal dependent,
when the condition C holds true.
The conditioned slice of a Verilog program M can be computed using its
SDG representation. The predicate C in the slicing criterion is applied to
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all the PDGs of all the processes Pi in M . The resulting conditioned process
P (C)i is marked in its PDG. The conditioned program M(C), is thus obtained
from all the conditioned processes. M(C) is now marked on the SDG. The
slices are computed by ﬁnding the transitive closure of the control ﬂow and
signal dependencies of the conditioned program, M(C) in the SDG.
P1 P2 P3
always @(clk or valid) always @(clk) always @(clk or flag)
begin begin begin
if (valid) valid = rst; start = flag;
result = a+b; if (valid) end
else flag = 1;
result = a-b else
flag = 0;
end end
Fig. 4. Example Verilog program. The three “always” blocks represent concurrent processes.
Figure 4 illustrates an example program of a hardware system, in Verilog
HDL. The three processes P1,P2 and P3 correspond to the concurrently exe-
cuting always blocks in Verilog. The parentheses of the always blocks list the
signals on which each process is dependent. Now, consider the slicing crite-
rion 〈C, endP1, result〉, where C corresponds to the predicate valid = true and
endP1 corresponds to the end statement of process P1. We apply this predi-
cate on each of the three processes, to obtain the corresponding conditioned
processes, P (C)1, P (C)2 and P (C)3. The resulting conditioned program is
shown in Figure 5. The portions of the code which can be executed, when the
predicate valid is true, are shown. The conditioned program is now analyzed
for determining the slice with respect to the given criterion. The transitive
closure of the data, control and signal dependencies of the relevant variables
yields the program of Figure 6. It can be seen that P1 is included in the slice
due to the signal dependence of P1 on P2 with respect to the variable valid.
P3 is eliminated, since the variables in the slicing criterion do not have any
dependencies on it.
P1 P2 P3
always @(clk or valid) always @(clk) always @(clk or flag)
begin begin begin
if (valid) valid = rst; start = flag;
result = a+b; if (valid) end
end flag = 1;
end
Fig. 5. The conditioned program, for the predicate (valid = true). Each process is a conditioned
process.
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P1 P2
always @(clk or valid) always @(clk)
begin begin
if (valid) valid = rst;
result = a+b end
end
Fig. 6. The slice obtained by statically slicing the conditioned program.
6 Veriﬁcation using Conditioned Slicing
6.1 Antecedent Conditioned Slices
We use conditioned slicing for veriﬁcation of hardware designs described in
Verilog HDL. Our technique aims at reducing the state space of the design,
by slicing away the part of the design irrelevant to the property being veri-
ﬁed. We assume that the properties are speciﬁed as LTL [16], [14] formulae
of the form, G(antecedent =⇒ consequent). For these properties, we can use
the antecedent to specify the set of initial states that we are interested in.
The antecedent, therefore, forms the condition in the slicing criterion. All the
statements that would get executed when the antecedent is true (or the con-
dition is satisﬁed) are retained in the slice. The statements on the paths that
cannot get executed when the antecedent is false, are removed. The reduced
program still preserves its behavior with respect to the property being checked.
We therefore create property preserving abstractions using conditioned slicing.
All prior art in veriﬁcation using program slicing uses static program slicing
techniques. While slicing property speciﬁcations of the form antecedent =⇒
consequent, these techniques retain the set of all statements of the program
where the antecedent is true, as well as those where it is not. This is because
static slicing retains all possible executions of the relevant variables.
However, in property based veriﬁcation, we do not need to check the states
where the antecedent is false. In these cases, static slices might be too large and
include statements that are not of interest. We introduce a precise abstraction
on the basis of conditioned slicing, Antecedent Conditioned Slices.
Deﬁnition 6.1 Antecedent Conditioned Slice
Let h be an LTL formula G(p =⇒ q). Let P ′ be the conditioned slice of
a program P with respect to the slicing criterion 〈p, i, V 〉. The Antecedent
Conditioned Slice Sp with respect to the slicing criterion 〈p, i, V 〉 is a subset
of P ′ such that G(p =⇒ G(p)) in the scope of Sp.
Antecedent Conditioned Slices, therefore, contain all and only those state-
ments where the condition remains true through the scope of the slice. These
are signiﬁcantly smaller slices, that can reduce veriﬁcation state spaces signiﬁ-
cantly. We provide a theoretical justiﬁcation for veriﬁcation using Antecedent
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Conditioned Slices below.
6.2 Justiﬁcation
Let us consider a program P . Let Σ be the set of input variables to the
program P . Let a be predicate, such that a ∈ Σ. Let M = (S,R, I) be the
Kripke structure representing program P , where S and R represent the states
and the transitions and I represents the set of initial states of the program.
Consider an LTL or bounded LTL formula, h, of the form G(p ⇒ q) or of
the form G≤k(p ⇒ q), where p and q are the antecedent and the consequent
respectively. Let h be used to describe a property to be veriﬁed in P . Now, if
p ≡ a, or the antecedent corresponds to the truth value of predicate a, we can
use p as the condition in the conditioned slicing criterion. M |= h implies that
for all paths x in M starting at a state S0, where S0 ∈ I, we have M,x |= h.
We will now slice P with respect to the conditioned slicing criterion 〈p, i, V 〉,
which is obviously equivalent to the criterion 〈a, i, V 〉.
Let P|a be the Antecedent Conditioned Slice obtained from P with respect
to the criterion 〈a, i, V 〉. From Deﬁnition 6.1, P|a comprises only those sets of
states of P , where the antecedent a is true.
Let M|a be the substructure obtained by restricting the states in M to
those satisfying the antecedent a. Let N = (S ′, R′, I ′) be the Kripke struc-
ture representing the Antecedent Conditioned Slice P|a, such that S
′ and R′
represent the states and the transitions and I ′ = I. It is obvious that, by
construction, M|a is a substructure of N and N is a substructure of M .
In order to prove the correctness of the Antecedent Conditioned Slice ob-
tained, we need to prove that the property h holds on the original program
if and only if holds on the Antecedent Conditioned Slice. We present here, a
proof outline for this theorem. We detail the proof for bounded LTL formulae.
Theorem 6.2 M |= h ⇐⇒ N |= h where h = G≤k(a ⇒ q).
Proof We say a state T ∈ M is “close” if there a path x ∈ M from some
initial state s0 ∈ I to T of length at most k. The proof follows from proving
Lemma 1 and Lemma 2.
Lemma 1 Let M |= h. Then, N |= h.
Proof:
All “close” states in M satisfy a =⇒ q. Since N is a substructure of M ,
this is also true of all the close states in N .
Lemma 2 Let N |= h. Then, M |= h.
Proof: All close states in N satisfy a =⇒ c. These states include all the close
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states of M|a. Thus all close states ofM that satisfy a must also satisfy a =⇒ q.
All states of M that satisfy ¬(a), including the close states, satisfy a =⇒ q
vacuously. Therefore, we infer that all close states of M satisfy a =⇒ c.
7 Experimental Results
We provide experimental results on the Verilog RTL implementation of the
USB 2.0 Function Core. The USB is a standard interconnect between com-
puters and peripherals. This core operates at full and high speed rates (12
and 480 Mb/s). The source code can be found at [7]. The properties chosen
for veriﬁcation were from the USB 2.0 core speciﬁcation document [8]. These
properties were involved with the many state machines in the implementation,
and were essentially control based properties. The properties have been listed
below as LTL formulae of the form G≤k(p =⇒ q), where k is the bound (in
this case k = 24) and also explained in English, for the sake of readability.
The variables used in the LTL formulae are the signal names in the Verilog
code. The Verilog state machines that correspond to the given property are
given in parentheses.
• P1: G≤k((state = IDLE) ∧ (ep stall) ∧ (pid PING) ∧ (mode hs) ⇒
¬(token = ACK)). If the machine is in the IDLE state and high speed
mode, if a stall is forced, then a PING token is ignored (or an acknowledge-
ment is not sent out.) (Main Protocol State Machine)
• P2: G≤k((state = CRC) ∧ (tx ready) ⇒ (next state = IDLE)). If the
machine is ready to transmit in the CRC state, the IDLE state should be
reached. (Transmit/Encode State machine.)
• P3: G≤k((state = CRC1) ∧ ¬(tx ready) ⇒ ¬(state = CRC2)). The
machine does not get into the CRC2 state until the device is ready to
tramsmit the data. (Transmit/Encode state machine.)
• P4: G≤k((state = OUT ) ∧ (abort) ⇒ (next state = IDLE)). In any OUT
state, if the abort signal is asserted, the machine gets into IDLE mode.
(Main Protocol State machine)
• P5: G≤k((tokenout) ∧ (buf0 na) ∧ (buf1 na) ⇒ (signal = NACK)). If
the OUT token is received and both buﬀers are not available, the NACK
handshake is issued. (Main Protocol State Machine)
• P6: G≤k(¬(wb req) ⇒ (state = IDLE)). If a writeback request is not
received, the machine remains in the IDLE state. (Interface State Machine.)
• P7: G≤k((crc5err)∨¬(match) ⇒ (state = IDLE)∧¬(send token)). If an
packet with bad CRC5 is received, or if there is an endpoint ﬁeld mismatch
in the IDLE state, then the token is ignored. (Main Protocol State Machine)
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Property BMC BMC BMC Conditioned Proof
Checked Original Static Sliced Slicing Result
P1 80.94 34.35 11.28 Unsat
P2 95.72 47.92 5.28 Unsat
P3 46.82 45.47 5.29 Unsat
P4 165.41 140.47 36.07 Unsat
P5 160.68 117.10 37.27 Unsat
P6 189.24 190.59 5.11 Unsat
P7 148.52 56.14 11.06 Unsat
P8 20.11 19.98 5.18 Unsat
P9 130.82 128.10 9.69 Unsat
Table 1
Comparison of execution times (in seconds) taken for veriﬁcation with and without conditioned
slicing. A bound of 24 was given to BMC for all experiments.
• P8: G≤k(¬(suspend clr) ⇒ ¬(state = RESUME)∧
¬(state = RESUME REQUEST )). If the suspend bit is not cleared,
then the machine is not resuming from the SUSPEND state. (Main State
Machine)
• P9: G≤k((state = SUSPEND) ∧ (T1 gt 2.5µs) ∧ (se0 long) ⇒
(next state = RESET )). If the machine is in the SUSPEND state and
se0 long is asserted and there is a time lapse of 2.5µs, then the machine
goes into the RESET state. (Main Protocol State Machine)
All experiments were performed using a 450 MHz UltraSparc II dual pro-
cessor with 1 GB RAM.
Since the USB is a large design with several thousands of latches, model
checking this design using SMV alone resulted in memory overﬂow.
Hence, in order to provide a baseline for our technique, we use Bounded
Model Checking with a uniform bound of 24. The results were generated using
the SAT-based BMC utility of the Cadence-SMV tool.
The results of our experiments are presented in Table 1. The ﬁrst and
second columns provide the execution times of BMC, and BMC with static
slicing applied to it, respectively.
In the third column, we show the performance increase due to the appli-
cation of conditioned slicing. We can observe that the performance increase
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Fig. 7. Graph showing the performance gain of conditioned slicing for increasing bounds on BMC
due to static slicing is not very high as compared to BMC. In contrast, there
is a tremendous gain in performance due to conditioned slicing of the design,
when compared to the original as well as the statically sliced design.
We will discuss the import of these results in the next section.
Figure 7 shows the performance of some sample properties after applying
our algorithm for increasing bounds of BMC. We ﬁnd that there is a spectac-
ular increase in performance due to conditioned slicing of the RTL. We placed
a reasonable bound of 24, on the number clock cycles we veriﬁed. Communi-
cation protocol designs, however, need to be veriﬁed for much higher bounds.
As the bound increases, the performance gain scales, too.
Properties P1 to P9 are safety properties of the form G≤k(antecedent =⇒
consequent). Since no counterexamples to these properties are generated
within the given bound, these properties are partially veriﬁed. We increased
the bounds on these properties with signiﬁcant performance gains.
Our algorithm performs well even on properties that do not hold and pro-
duce a counterexample. We do not reproduce them here, since they require
diﬀerent bounds each time.
8 Discussion
An important issue we would like to address is the improvement of conditioned
slicing over static slicing. Static slicing has been applied to HDL veriﬁcation
before, with performance speedups. However, theoretically, static program
slicing has not been shown to be diﬀerent from the cone of inﬂuence reduction
(COI) used by existing model checkers [13]. Clarke et al. [6], while comparing
their static slicing technique to COI reductions, mention that COI reduction is
similar to building a dependence graph for the program, and then deciphering
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relevant variables using graph reachability. The dependence graph may be
constructed on the HDL source code (slicing), or on the synthesized netlist.
This shows that the only diﬀerence between static slicing and COI reductions,
is their application domain (pre or post encoding). Semantically, the two are
not diﬀerent. Any performance gains due to static slicing, therefore, are due
to the ease of model generation, as opposed to that of model veriﬁcation.
In contrast, conditioned slicing creates a diﬀerent program (or design) from
static slicing or COI reductions. The Antecedent Conditioned Slice forms a
new entity that does not bear similarity in structure or meaning to the original
program, but retains the behavior with respect to the property in question.
The performance gains due to conditioned slicing, therefore, are due to the
powerful abstractions created by this technique. Although when combined
with static slicing, the overall performance gain may include the model gener-
ation component, the tremendous gains in performance are primarily due to
the reduction in the complexity of model veriﬁcation.
9 Conclusions
The criteria for evaluating a veriﬁcation methodology are correctness, automa-
tion, precision, scaling and performance eﬃciency.
Our proposed methodology has been shown to maintain correctness. It
lends itself easily to automation, especially to be built on existing model
checkers. Our abstractions, Antecedent Conditioned Slices, are exact, and
therefore do not produce spurious counterexamples and false negatives. The
experimental results show that the technique scales very well, and produces
exponential performance speedups when compared to state-of-the-art tech-
niques. The technique, therefore seems to be very promising. The technique
can be applied to diﬀerent domains of hardware and software veriﬁcation,
like microprocessor and device driver veriﬁcation. Future work would focus
on these varied veriﬁcation application domains, where state-of-the-art model
checkers are not very eﬃcient. We also plan to extend the technique to verify
liveness properties.
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